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Abstract 
Embedded FeRAM module is achieved by a low 
temperature capacitor-over-interconnect (Cor) 
process. A conductive perovskite LaNiO, (LNO) 
bottom electrode is used as seed layel; the 
crystallization temperature of in-situ sputter 
deposited PZT is greatly reduced from 600 "C to 350 
"C-400°C. LNO'S near-perfect lattice match with PZT 
allows PZT to growth epitaxially at low temperature. 
When LNO is used as top electrode of the ferroelectric 
capacitol; the fatigue performance is greatly 
improved. n e  COI LNO/PZT/LNO FeRAM structure 
achieved by this low temperature process is 
completely modular and is ideal for advanced 
Cu/low-K SOC application. 
Introduction 
From the SOC point of view, FeRAM is an ideal 
memory to replace all embedded memories because 
of its low power consumption, low operating voltage, 
high writing speed and high endurance. However, 
traditionally, the ferroelectric capacitor is fabricated 
before the CMOS interconnect process, since 
materials such as PZT and SBT require high 
temperature treatment (> 600°C) to crystallize into 
ferroelectric phases. This causes many problems; for 
example: the plasma and hydrogen-containing 
atmosphere used in CMOS interconnect process 
damage the ferroelectric capacitor and decrease the 
reliability of FeRAM [l]. The CO1 (Capacitor Over 
Interconnect) process is attractive because it provides 
a modular FeRAM which is built on top of CMOS 
interconnect. It not only eliminates the backend 
process damage to the ferroelectric capacitor, but also 
reduces the difficulty of process integration. However, 
since interconnect cannot withstarid the high 
temperature required for crystallizing PZT into the 
perovskite phase, CO1 can only be implemented if 
PZT can be crystallized at low temperature. Low 
temperature processes have been proposed, such as 
MOCVD-PZT [2], or O2 free sputtering [3]. Even 
these improvements still require processing 
temperature in the range of 430°C to 475°C which is 
still too high for CMOS interconnect especially for 
advanced low k application. Recently, we reported 
for the first time the achieving of PZT crystallization 
at below 400°C. [4]. Here we report the integration of 
the low temperature CO1 FeRAM to an SOC process 
flow. 
Advanced SOC (ASOC) concept and CO1 
FeRAM 
Our ASOC concept surpasses both traditional 
SOC and SIP. For the traditional SOC, intense 
integration effort is needed to combine CMOS with 
all functional parts. It is difficult to decrease the 
process cost with such complex process. SIP provides 
a lower cost solution, but due to the bonding wire 
loading, signal suffers from serious delays. Fig. 1 
shows the concept of ASOC. All functional modules 
are put on top of the interconnect and connection to 
these modules, including signal, clock and power 
buses, come from the interconnect below. This 
modular approach is applied to all the functional parts. 
The bottom CMOS technology can be easily 
upgraded and eliminate the complex integration work 
for combining CMOS technology and functional parts 
at each technology node. Fig.2 shows the key points 
for ASOC success -- process temperature of all 
functional modules must be lower than 450°C to 
guarantee the reliability of interconnect. Based on this, 
we propose the CO1 FeRAM process as shown in 
Fig.3. The FeRAM modular is built on top of 
interconnect. A brief process flow of CO1 FeRAM is 
shown in Fig.4. 
Low temperature epitaxial growth of PZT on 
LaNiO, bottom electrode 
Fig.5 shows the XRD spectra of 400°C hot in- 
situ deposited PZT and room temperature deposited 
PZT with a 400°C fumace anneal on LNO bottom 
electrode. We choose LaNi03 (LNO) as the bottom 
electrode because it has the same crystal structure as 
PZT with small (<5%) lattice mismatch in the hope of 
lowering the crystallization temperature. In addition, 
La-doped PZT has been reported as having superior 
endurance properties than undoped PZT[S]. The 
X R D  of in-situ (400°C) deposited PZT shows strong 
perovskite phase while the hrnace annealed PZT 
shows very little crystallization. This indicates that 
even with similar lattice parameters PZT can only 
crystallize over LNO when there is sufficient energy 
provided during sputtering. When PZT is deposited at 
room temperature it becomes amorphous and does not 
crystallize during the 400°C post annealing. The P-E 
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curves of these two samples show clearly that the in- 
situ deposited sample has ferroelectric characteristics 
while the f m a c e  annealed one has not, as illustrated 
in Fig.6. Fig.7 further illustrates that PZT grows 
epitaxially from the underlying LNO. A HRTEM 
micrograph of the PZT/LNO interface is shown in 
Fig.8; the epitaxial growth of PZT from LNO is 
evident. 
Deposition temperature related PZT 
characteristics 
The XRD spectra of PZT films sputtered at 
different temperatures are shown in Fig.9. PZT starts 
to crystallize at 350°C and as temperature increases 
the PZT (100) and (200) peaks get stronger. Fig.10 
shows TEM micrographs of PZT at different 
sputtering temperatures. As the sputtering 
temperature increases the degree of crystallization of 
PZT is also increased. The impact of different 
crystallization ratio to the remnant polarization is 
shown in Fig. 1 1. The 2Pr value increases initially but 
starts to saturate at about 400°C. For FeRAM 
application a 2 ~ r  value of 20 pC/cm2 is sufficient. 
Therefore, adequate ferroelectric capacitor 
performance is achieved at 350”C-4OO0C. 
CO1 LNO/BZT/LNO FeRAM Process 
Fig.12 shows the TEM cross section micrograph 
of CO1 FeRAM cell. PZT shows very good 
crystallization on top of LNO, and the W-plug and A1 
metal line also shows no deterioration. This CO1 cell 
provides many advantages - (1)since interconnect is 
below the RAM cell, no vias are stacked on top of the 
cell thus the plate line pitch can be decreased, (2) PZT 
is not etched in the array region thus avoiding etching 
damage, (3)the ferroelectric capacitor is processed 
after all of the CMOS interconnect is completed, so 
any damage from backend process is avoided, and 
(4)most importantly, the adding of FeRAM does qot 
impact the CMOS integration process significantly. 
When Pt is used as the top electrode an amorphous 
layer at the PZT and Pt interface is observed. 
However, when LNO top electrode is used the 
interface layer becomes very thin. Fig. 13 shows the 
results of fatigue testing for the Pt/PZT/LNO vs. 
LNO/PZT/LNO capacitors. After 10” cycles the 
Pt/PZT/LNO capacitor loses 80% of its Pr, while for 
the LNO/PZT/LNO structure more than 70% Pr is 
retained. This shows that the fatigue performance of 
CO1 FeRAM can be improved by using LNO top 
electrode. 
A 64Kb(2T/2C)-128Kb( 1TAC) clual-mode 
FeRAM is designed using the CO1 process, as shown 
in Fig. 14. This chip is designed with a OSpm design 
rule, and only three extra masks are usecl for CO1 
FeRAM module. In order to achieve higher access 
speed, the design concept of CO1 FeRAM is based on 
bit line associated plate line driven scheme as shown 
in Fig.15. In the first period the bit lineis are pre- 
charged. In the second period the ferro-capacitors are 
driven by the bit lines by charge sharing. In the 
following period, the plate lines are driven. During 
this period the ’capacitance of the ferro-capacitor 
exhibits lower value, so that the rising speed of plate 
line can be much faster, which results in higher access 
speed compared with conventional design. 
Summary 
Crystallization temperature of PZT at 350°C - 
400°C has been achieved. LNO is an ideal electrode - 
it is conducting, serves as art excellent seed layer, and 
it improves the cycling endurance when used as the 
top electrode. 2Pr value of 20 pC/cm2 is achieved for 
the low temperature capacitor, and is adequate for 
FeRAM application. The CO1 process provides an 
interconnect-independent FeRAM module, avoids 
interconnect damage to ferro-capaci tor, and 
minimizes the integration work in combining CMOS 
and FeRAM process. 
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Fig.5. XRD patterns of 400 O C  in situ deposition PZT and 
room temperature deposition 400 "C furnace anneal PZT on LNO . Fig.6. P-E curve of 400 OC in situ deposition PZT and 
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Fig.9. XRD pattems of PZT on LNO with different 
sputter temperature. 
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Fig.12. TEM cross section micrograph of CO1 FeFL4M cell. 
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Fig.13 . Fatigue cycling test results of (a) PtPZTLNO 
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Fig. 15. The process of bit line associated plate line driving scheme. 
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